Samsung Announces Availability of Its Leading-Edge 2.5D Integration 'H-Cube' Solution for High Performance Applications
11.11.2021 12:00:00 EET | Business Wire | Press release
Samsung Electronics, a world leader in advanced semiconductor technology, today announced that it has developed Hybrid-Substrate Cube (H-Cube) technology, its latest 2.5D packaging solution specialized for semiconductors for HPC, AI, data center, and network products that require high-performance and large-area packaging technology.
This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20211111005553/en/
H-CubeTM Package Structure Concept (Graphic: Business Wire)
"H-Cube solution, which is jointly developed with Samsung Electro-mechanics (SEMCO) and Amkor Technology, is suited to high-performance semiconductors that need to integrate a large number of silicon dies,” said Moonsoo Kang, senior vice president and Head of Foundry Market Strategy Team at Samsung Electronics. "By expanding and enriching the foundry ecosystem, we will provide various package solutions to find a breakthrough in the challenges our customers are facing."
“In today’s environment where system integration is increasingly required and substrate supplies are constrained, Samsung Foundry and Amkor Technology have successfully co-developed H-Cube to overcome these challenges,” said JinYoung Kim, senior vice president of Global R&D Center at Amkor Technology. “This development lowers barriers to entry in the HPC/AI market and demonstrates successful collaboration and partnership between the foundry and outsourced semiconductor assembly and test (OSAT) company.”
H-Cube Structure and Features
2.5D packaging enables logic chips or high-bandwidth memory (HBM) to be placed on top of a silicon interposer in a small form factor. Samsung’s H-Cube technology features a hybrid substrate combined with a fine-pitch substrate which is capable of fine bump connection, and a High-Density Interconnection (HDI) substrate, to implement large sizes into 2.5D packaging.
With the recent increase in specifications required in the HPC, AI, and networking application market segments, large-area packaging is becoming important as the number and size of chips mounted in one package increases or high-bandwidth communication is required. For attachment and connection of silicon dies including the interposer, fine-pitch substrates is essential but prices rise significantly following an increase in size.
When integrating six or more HBMs, the difficulty in manufacturing the large-area substrate increases rapidly, resulting in decreased efficiency. Samsung solved this problem by applying a hybrid substrate structure in which HDI substrates that are easy to implement in large-area is overlapped under a high-end fine-pitch substrate.
By decreasing the pitch of solder ball, which electrically connects the chip and the substrate, by 35% compared to the conventional ball pitch, the size of fine-pitch substrate can be minimized, while adding HDI substrate (module PCB) under the fine-pitch substrate to secure connectivity with the system board.
In addition, to enhance the reliability of the H-Cube solution, Samsung applied its proprietary signal/power integrity analysis technology that can stably supply power while minimizing the signal loss or distortion when stacking multiple logic chips and HBMs.
Looking ahead, in cooperation with its ecosystem partners, Samsung will hold its 3rd Annual ‘Samsung Advanced Foundry Ecosystem (SAFETM) Forum' virtually on November 17 (PST).
For pre-registration on the SAFE forum, please visit https://www.samsungfoundry.com
# # #
About Samsung Electronics Co., Ltd.
Samsung inspires the world and shapes the future with transformative ideas and technologies. The company is redefining the worlds of TVs, smartphones, wearable devices, tablets, digital appliances, network systems, and memory, system LSI, foundry and LED solutions. For the latest news, please visit the Samsung Newsroom at http://news.samsung.com.
To view this piece of content from cts.businesswire.com, please give your consent at the top of this page.
View source version on businesswire.com: https://www.businesswire.com/news/home/20211111005553/en/
Contact information
Ujeong Jahnke
Samsung Semiconductor Europe GmbH
Tel. +49(0)89-45578-1000
Email: sseg.comm@samsung.com
About Business Wire
For more than 50 years, Business Wire has been the global leader in press release distribution and regulatory disclosure.
Subscribe to releases from Business Wire
Subscribe to all the latest releases from Business Wire by registering your e-mail address below. You can unsubscribe at any time.
Latest releases from Business Wire
Compass Pathways Launches Proposed $150.0 Million Public Offering17.2.2026 23:06:00 EET | Press release
Compass Pathways plc (Nasdaq: CMPS), a biotechnology company dedicated to accelerating patient access to evidence-based innovation, announced today the launch of a proposed public offering of $150.0 million of American Depositary Shares (“ADSs”), each representing one ordinary share, and in lieu of ADSs, to certain institutional investors, pre-funded warrants to purchase ADSs. All securities are being offered by Compass Pathways. Compass Pathways expects to grant the underwriters a 30-day option to purchase up to an additional $22.5 million of ADSs at the public offering price, less the underwriting discounts and commissions . The proposed offering is subject to market and other conditions, and there can be no assurance as to whether or when the proposed offering may be completed, or as to the actual size or terms of the proposed offering. Jefferies, TD Cowen, Cantor and Stifel are acting as joint book-runners for the proposed offering. H.C. Wainwright & Co. is also acting as lead mana
Lattice Launches Joint Cyber Resilience Reference Kit with EXOR International and TrustiPhi to Simplify Secure Device Development17.2.2026 23:00:00 EET | Press release
Lattice Semiconductor (NASDAQ: LSCC), the low power programmable leader, today announced a Cyber Resilience Reference Kit designed to help industrial and edge device manufacturers accelerate secure system design, developed in collaboration with EXOR International and TrustiPhi. Built on the Lattice MachXO3D™ secure control FPGA, EXOR International’s industrial edge platform, and TrustiPhi’s integrated security orchestration platform, the kit enables hardware‑rooted trust, secure lifecycle management, and industrial‑grade connectivity to accelerate cyber resilient system design. “Security can no longer be an afterthought, especially at the industrial edge. With this collaboration, we’re giving customers a practical, integrated way to accelerate secure system development and support emerging requirements such as the EU Cyber Resilience Act,” said Karl Wachswender, Senior Principal System Architect Industrial, Lattice Semiconductor. “Through our early access program, major industrial comp
Capvidia and Hexagon to Host Live Webinar on Building a “Real” Digital Thread from Design to Inspection Using MBD, QIF, and PC-DMIS17.2.2026 20:50:00 EET | Press release
Capvidia, a global leader in Model-Based Definition (MBD) and model-based interoperability, announced it will co-host a live webinar with Hexagon focused on creating a seamless digital thread that connects design, production, and inspection using MBD, the Quality Information Framework (QIF), and Hexagon’s PC-DMIS metrology software. This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20260217927277/en/ Connecting design to inspection—without the rework. Capvidia + Hexagon show how MBD + QIF power a real digital thread into PC-DMIS for faster, traceable, more accurate inspection. Titled “Connected for Success: Unlock seamless data flow and precision from design to inspection”, the webinar will take place on Wednesday, February 25, 2026, at 9:00 AM EST / 2:00 PM GMT. Attendees will see a practical demonstration of how an integrated approach can reduce manual data entry, minimize translation errors, preserve design intent, and improve
ProAmpac Pushes the Limits of Fiber Packaging with New High Barrier Packaging Innovation Platform17.2.2026 19:08:00 EET | Press release
ProAmpac, a global leader in flexible packaging and material science, announces the expansion of its ProActive Recyclable® RP-2000 High Barrier Series. This curbside recyclable, fiber-based packaging platform is designed to help brands transition away from traditional non-recyclable high-barrier multilayer structures, such as paper/foil, paper/metalized polyethylene terephthalate (METPET), and certain film laminations. The RP-2000 platform provides strong barriers to oxygen and moisture, making it well-suited for sensitive dry food products such as oatmeal, granola, cereal, spices, snacks, dried fruits, and nuts. This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20260217779741/en/ ProAmpac's RP-2000MHB Series “Supporting the growing Fiberization of Packaging® movement, and as adoption of fiber-based structures accelerates, it is critical that ProAmpac continues to expand the functional performance envelope of paper-based material
ChipAgents Raises $74M to Scale an Agentic AI Platform to Accelerate Chip Design17.2.2026 17:00:00 EET | Press release
ChipAgents, the category leader for Agentic AI platforms in the semiconductor design industry, announced it has closed an oversubscribed $50 million Series A1 funding round, bringing total capital raised to $74 million. The round was led by Matter Venture Partners, a TSMC-backed HardTech VC firm, with participation from existing investors Bessemer Venture Partners, Micron, MediaTek, and Ericsson. As part of the investment, Wen Hsieh, Founding Managing Partner of Matter VP, will join ChipAgents' Board of Directors, bringing over two decades of expertise and relationships in semiconductor design and manufacturing. Building the AI Workforce for Chip Design Companies This new capital will enable ChipAgents to aggressively scale its Agentic AI platform, expand its engineering and research organization, and accelerate global deployment of multi-agent chip teams. ChipAgents is building the foundational AI infrastructure for chip design, with coordinated AI Agents that can plan, reason, execut
In our pressroom you can read all our latest releases, find our press contacts, images, documents and other relevant information about us.
Visit our pressroom